This paper discuses a general methodology when creating a state machine using the HDL Designer Series State Diagram Editor. You can specify the design so that synthesis tools will not optimize away those unused states, and thus a 'safe' state machine can be generated. preview: http://www.iec.org 2/19/2003
