| |
-
book
 Verification Methodology Manual for SystemVerilog
Functional verification remains one of the single biggest challenges in the development of complex system-on-chip (SoC) devices.
Despite the introduction of successive new technologies, the gap between design capability and verification confidence continues to widen.
The biggest problem is that these diverse new technologies have led to a proliferation of verification point tools, most with their own languages and methodologies.
Fortunately,...
preview:
http://www.amazon.com
9/23/2005
Tags: verilog
 |
