login to eCLIPS or find out about eCLIPS
Innovative Integration
Industry standard COM Express CPU module and dual XMC modules
home - www.eg3.com
 
Free Webinar - Getting started with the ARM(R) Cortex-M0(TM) Processor - Jump Start from CAST
home > verilog
FPGA's 101 - Amazing New FPGA in Embedded Book

demo  

GOF - Gates on the Fly - Verilog Tool

GOF, Gates On the Fly, is a graphical tool specialized in verilog netlist debug and modification. It allows users to process netlist in GUI mode. In IC Design flow, the traditional way to edit or debug netlist is a manual process or with some help of script tools like perl or tcl. The manual process is error prone and tedious. When it comes to SOC design with multi-million-gate size, the netlist processing is even harder and more complicate.
Click here to preview in another window preview: http://www.nandigits.com/download.htm   1/31/2006

Tags: verilog