| |
-
tutorial
 VHDL Verification Course
Verification is an important part of any ASIC design cycle.
It's important that complex designs are simulated fully before prototypes are built, as it's difficult to find bugs in silicon and going through additional layout cycles is costly and time consuming.
VHDL is well suited for verification.
This course is an introduction to VHDL verification techniques.
It assumes some familiarity with VHDL.
preview:
http://www.stefanvhdl.com/
8/6/2003
Tags: verification, vhdl
 |
