login to eCLIPS or find out about eCLIPS
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI...
home - www.eg3.com
 
Free Webinar - Getting started with the ARM(R) Cortex-M0(TM) Processor - Jump Start from CAST
home > verification
Garmin Forerunner 405CX GPS Sport Watch

project  

Jove - Open Verification Environment for Java

Jove is a set of Java APIs and tools to enable Verilog hardware design verification using the Java programming language. It contains components that accomplish the following: Verilog simulator interaction (via PLI 2.0, aka VPI) standalone behavioral simulation (i.e. a discrete event simulator) thread and event synchronization design verification abstractions (e.g. clock-relative signal access, mailboxes, semaphores)...
Click here to preview in another window preview: http://jove.sourceforge.net/   11/25/2005

Tags: verification