login to eCLIPS or find out about eCLIPS
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
home - www.eg3.com
 
Free Webinar - Getting started with the ARM(R) Cortex-M0(TM) Processor - Jump Start from CAST
home > verification
Garmin Forerunner 405CX GPS Sport Watch

webinar  

Finding the toughest bugs with 0-In Formal Verification Web Seminar

As designs get more complex, verification cycles increase dramatically while quality hangs in the balance. As a result, many companies are looking for a better methodology to help them achieve improved verification productivity, predictability and quality. This seminar explains how formal verification can most effectively be used alongside simulation to allow design and verification engineers to find more bugs, earlier in the design process.
Click here to preview in another window preview: http://www.mentor.com   01/26/2009

Tags: verification, webinars