login to eCLIPS or find out about eCLIPS
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
home - www.eg3.com
 
Free Webinar - Getting started with the ARM(R) Cortex-M0(TM) Processor - Jump Start from CAST
home > usb
FPGA's 101 - Amazing New FPGA in Embedded Book

webinar  

Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2

Many of today's digital interface standards use 8B/10B coding and a concept of inserting or removing filler symbols ( Aligns or Skip symbols) to compensate for different clock speeds within the system. With increasing data rates comprehensive physical layer testing gains importance, while this behavior causes a challenge for traditional receiver test instruments. To address this need, Agilent provides a novel concept for error counting with...
Click here to preview in another window preview: http://www.techonline.com/learning/livewebinar/225300200   6/11/2010

Tags: pci express, sata, usb, webinars