login to eCLIPS or find out about eCLIPS
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI...
home - www.eg3.com
 
Free Webinar - Getting started with the ARM(R) Cortex-M0(TM) Processor - Jump Start from CAST
home > fpga
FPGA's 101 - Amazing New FPGA in Embedded Book

showcase  

PSK Demodulator for Wireless Communications Receivers

Phase-shift keying (PSK) demodulator is widely used in modern wireless communication receivers for waveform phase demodulation and symbol recovery. Innovative Integration (II) has developed a small footprint (<10% with Xilinx Vertex5 SX95T) PSK demodulation system that performs high speed BPSK, QPSK, and 8PSK demodulation with symbol rate up to 1.4MSPS. Together with II digital radio receiver (DRR) providing powerful channelization technique, the II-PSK-demod core can be flexibly customized as multi-channel parallel demodulation systems or as a high speed single channel broad band demodulator. With Xilinx System Generator, the design of Digital Down Converter (DDC) and the demodulation system can be rapidly prototyped and simulated in MATLAB/Simulink environment. II MATLAB/Simulink board support package (BSP) allows designers to implement a mature DSP core on X5 series board within hours, which helps to accelerate the development life cycle.
Click here to preview in another window preview:   10/3/2009

Tags: 3g, filters, fpga, matlab, s/w radio