Design Techniques New FPGAs Marry Digital and Analog Clocking Technologies to Simplify High-Performance Design Learn how to use DCM and PPL together for creating precise, low-jitter clocks » Original broadcast date: 21 Sep 2006 Xilinx Virtex™-5 FPGAs incorporate a new clock management tile (CMT) combining digital and analog technologies to give designers the best of both worlds.
Learn how to use DCM and PLL blocks together to generate...
preview:
http://www.xilinx.com/events/webcasts_od.htm
4/25/2007
