| |
-
paper
 Evaluating and improving emulator performance
With functional verification becoming the largest task in the development of an ASIC or large FPGA, many engineers are looking at simulation acceleration or emulation as a way to speed development.
Engineers today can choose from a number of different platforms.
Specifications or performance metrics from the various vendors have been expressed as gate capacities, speed-up ratios over simulation, bandwidth and/or clock frequency of the...
preview:
http://www.zaiqtech.com/innovation/wp_emulator.html
1/31/2006
Tags: emulators
 |
