login to eCLIPS or find out about eCLIPS
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
home - www.eg3.com
 
Free Webinar - Getting started with the ARM(R) Cortex-M0(TM) Processor - Jump Start from CAST
home > design-for-test
FPGA's 101 - Amazing New FPGA in Embedded Book

paper  

Brief Introduction to the JTAG Boundary Scan Interface

One of the difficult areas in the development of any modern hardware system is the production-testing of the Printed Circuit Boards (PCBs). This is the problem addressed by the IEEE standard number 1149 "Standard Test Access Port and Boundary-Scan Architecture".
Click here to preview in another window preview: http://www.inaccessnetworks.com/projects/ianjtag/jtag-intro/jtag-intro.html   6/2/2004

Tags: design-for-test