Download a Free Whitepaper by VirtualLogix™
Learn how to speed the integration of multi-core processors into Home Location Register (HLR) or Home Subscriber Server (HSS). Download your free whitepaper today from VirtualLogix™ the leader in Real-Time Virtualization™.
Designers' Guide - Analog, RF
The Designer's Guide® Community website is a site where analog, mixed-signal and RF circuit designers come to learn about simulation, modeling and design.
There are a number of very practical papers on simulation and modeling on the Analysis, Modeling, and Theory pages.
A collection of useful example models can be found on the Verilog-AMS page.
Papers on design methodology can be found on the Design page.
A list of recommended reference...
preview:
http://www.designers-guide.org
portal
RF Cafe.com
RFcafe.com is a 'personal site' devoted to RF. Consists mainly of links to other sites, plus some commentary and community discussion.
preview:
http://www.rfcafe.com
Microsoft Windows Embedded - Try it free!
portal
RFdesignline.com
Get the latest news, products, and how-to information on RF Design.
Sign up for the RF DesignLine newsletter, a weekly e-mail guide dedicated to the needs of EEs designing RF/microwave systems.
Here is our RSS feed.
preview:
http://www.rfdesignline.com
Spread Spectrum Scene Online
RF/SPREAD SPECTRUM CONSULTING.
Today's RF, wireless and Spread Spectrum needs, utilizing state of the art RFIC and ASIC technology along with the newest computer technologies and computer programming techniques.
Publishes Spread Spectrum Scene Online for the last six years, as a service to the RF, Wireless and Spread Spectrum industries.
preview:
http://www.sss-mag.com
With PADS® I/O Designer, you can easily create legal FPGA pin assignments—up to 50% times faster—with its correct-by-construction, drag and drop functionality.
By reducing design cycle time, I/O Designer accelerates time to market, enabling your company to compete in the ever-changing electronics market.
I/O Designer follows major FPGA vendor rules for correct I/O assignments.
It also eliminates re-spin risk, improves PCB performance, and reduces routing congestion.
View the free demo.
