
SHARC Processor Evaluation Kit Limited Time Offer
Analog Devices is offering a 50% discount on new SHARC Processor Family evaluation kits until July 31, 2008.
The SHARC Processor fits into a variety of applications such as Digital Home, Pro Audio, Industrial and Instrumentation, Automotive, Military, and Medical.
The following kits will be discounted to $249 through your local Distributor: ADZS-21262-EZLITE, ADZS-21364-EZLITE, ADZS-21369-EZLITE, and ADZS-21375-EZLITE.

| |
-
organization
-
FreeIO.org
Free Hardware Design Resources for the Free Software Community.
FreeIO.org is a website dedicated to the cooperative development of free hardware designs, and drivers for them.
There is no official organization.
preview:
http://www.freeio.org
-
organization
-
The IBIS Open Forum
The I/O Buffer Information Specification (IBIS) is an official standard (ANSI/EIA-656-A-1999, IEC 62014-1) for the exchange of I/O beffer information, to aid system signal integrity analysis.
All major signal integrity EDA tools accept IBIS files.
The IBIS Open Forum manages the IBIS and ICM (IBIS Interconnect Modeling) specifications.
The forum holds regular teleconferences and face-to-face summits.
preview:
http://www.eigroup.org
-
overview
-
Input/output @ Wikipedia
In computing, input/output, or I/O, is the collection of interfaces that different functional units (sub-systems) of an information processing system use to communicate with each other, or the signals (information) sent through those interfaces.
Inputs are the signals received by the unit, and outputs are the signals sent from it. The term can also be used as part of an action; to 'do I/O' is to perform an input or output operation.
I/O...
preview:
http://en.wikipedia.org
 |
-
overview
-
The I/O Bus (PCI and PCI-Express)
The CPU, memory, disks, and all the other devices in a computer have to be able to communicate and exchange data.
The technology that connects them is called the 'Bus'. In the first IBM PC, the Bus was just a set of wires that ran through the mainboard.
Everything connected to this one Bus and operated at one clock speed.
Soon, however, the CPU had to run much faster than anything else, and the memory had to be faster than any I/O device. ...
preview:
http://pclt.cis.yale.edu
-
university
-
Scalable I/O Initiative
The Scalable I/O Initiative, a multidisciplinary collaborative project initiated by the Concurrent Supercomputing Consortium, systematically investigates a primary obstacle to effective use of current gigaflops-scale and future teraflops-scale computing systems: getting data into, around, and out of the system.
preview:
http://www.cacr.caltech.edu
-
book
 -
The Digital I/O Handbook from Sealevel Systems, Inc.
Renowned technical author Jon Titus and the President and CEO of Sealevel Systems, Tom O'Hanlan, clearly explain real-world digital input/output implementation from both a hardware and software perspective.
Whether you are a practicing engineer or a student, The Digital I/O Handbook will provide helpful insight you will use again and again.
Covers a wide range of devices including optically isolated inputs, relays, and sensors Shows many...
preview:
http://www.sealevel.com
-
paper
-
Active Ethernet I/O White Paper
The following topics are covered in this white paper: * PC-based I/O in the past * The development of Ethernet I/O * Taking full advantage of Ethernet technology * Proactive I/O event transmission vs. repeated polling * Local control for immediate response to I/O events * Easy configuration of I/O control logic * Easy integration with enterprise IT systems * Reduced wiring costs with peer-to-peer I/O over Ethernet *...
preview:
http://www.moxa.com
 |

| 
| 
VMETRO provides COTS board- and system-level embedded computer products from development to deployment for applications in Aerospace & Defense, Industrial, Communications, and Medical.
VMETRO is a leading supplier of Embedded Computing Solutions that include ruggedized and commercial grade high-performance Digital Signal Processing and FPGA Processing solutions, Analog, Digital and Fiber-Optic I/O, and Buffer Memory Nodes.
 | 
| 
|
|
|