Free News Alerts by Keyword
Interested in embedded technology? Are you an engineer or designer? e-clips helps you follow the latest news on key topics like multicore, FPGAs, 8051, ESL, PC/104 and more!

e-clips news alerts by keyword

webinar    

Automate System Generation and IP Integration Using SOPC Builder
Learn how to improve your productivity and cut weeks off of your FPGA development time with the SOPC Builder tool. This webcast introduces SOPC Builder and explains how it increases your productivity by enabling you to focus your efforts on custom logic instead of integration tasks.
preview: http://www.altera.com   date: 01/2008/2009 |

webinar    

Enabling 40G/100G Solutions Using FPGAs with 11.3-Gbps Transceivers
The carrier market is undergoing a massive upgrade in capacity to meet customer demands and expectations in today's interactive electronic media-rich environment. Traditional ASSPs are not able to deliver next-generation packet transport solutions to these markets. Altera's Stratix® IV GT FPGAs combine integrated 11.3-Gbps transceivers with 530K LEs of FPGA fabric to allow the development of next-generation 40G and 100G solutions.
preview: http://www.altera.com   date: 02/2002/2009 |

webinar    

Finding the toughest bugs with 0-In Formal Verification Web Seminar
As designs get more complex, verification cycles increase dramatically while quality hangs in the balance. As a result, many companies are looking for a better methodology to help them achieve improved verification productivity, predictability and quality. This seminar explains how formal verification can most effectively be used alongside simulation to allow design and verification engineers to find more bugs, earlier in the design process.
preview: http://www.mentor.com   date: 01/27/2009 |

webinar    

Reduce Design Time with Easy-to-Use FPGAs with Transceivers
Arria® II GX FPGAs can help you meet the challenges of multiple design environments, limited design resources, time-to-market constraints, and strict power budgets for applications requiring 3G transceivers.
preview: http://www.altera.com   date: 02/2002/2009 |

webinar    

Accelerate FPGA Designer Productivity with ISE Design Suite
Even with programmable designs targeting today's fastest FPGAs, achieving aggressive goals for performance, power, and cost can be an overly time consuming task, especially with shrinking product schedules and other development pressures. With the typical design flow involving multiple passes through the implementation process, engineers need a way to shorten subsequent iterations. Verification of larger and larger designs can monopolize...
preview: http://www.techonline.com   date: 11/17/2009 |

webinar    

Accelerate System Design Innovation and Slash Infrastructure Development Time with FPGA-Based
Base Targeted Design Platforms combine with optimized development tools to enable simpler and smarter design methodologies for creating FPGA-based system-on-chip solutions targeting a wide variety of markets and applications. Boosting designers so they can take innovation to a higher level, these integrated platforms of hardware, software, IP and targeted reference designs deliver productivity gains that greatly exceed the...
preview: http://www.techonline.com   date: 07/14/2009 |

more 1   2   3   4   5