SEO Training
Even in hi-tech, getting your company to the top of Google is important.
Also using Social Media Marketing! Learn how!
| |
-
paper
-
Executive Presentation - Meeting the Critical Challenges of IC Implementation
At the 2008 Design Automation Conference in June, Joseph Sawicki, vice president and general manager of the Design to Silicon Division, laid out Mentor’s strategy to help customers with the challenges they face with IC implementation as they move to smaller process nodes.
Sawicki discusses new technology acquisitions and developments, product enhancements, and organizational alignment.
He also describes how Mentor is driving toward the...
preview:
http://www.mentor.com
|
-
paper
-
Is SystemVerilog Only for System-Level Design
SystemVerilog is not a completely new hardware description language (HDL). With its rich set of extensions to the existing Verilog HDL, SystemVerilog is fully backward compliant with Verilog.
Many of these extensions to Verilog make it easier to create accurate, synthesizable models of designs of any size.
These extensions also make SystemVerilog easier to use and are truly beneficial to every engineer currently working with Verilog.
preview:
http://www.mentor.com
|
-
paper
-
Scoring with HDL Designer
Have you ever wondered about the quality of code you are writing or that you plan to reuse from another engineer? Many teams have codified their RTL coding experiences into style guides providing rules and guidelines for creating designs.
Unfortunately, these guides are rarely used or remembered.
What if you could set up a tool that reflected your style guide? What if that tool could automatically provide you with a score representing the...
preview:
http://www.mentor.com
|
-
paper
-
Creating Safe State Machines
This paper discuses a general methodology when creating a state machine using the HDL Designer Series State Diagram Editor.
You can specify the design so that synthesis tools will not optimize away those unused states, and thus a 'safe' state machine can be generated.
preview:
http://www.iec.org
|
-
paper
-
Introduction to VHDL
VHDL stands for very high-speed integrated circuit hardware description language.
Which is one of the programming language used to model a digital system by dataflow, behavioral and structural style of modeling.
This language was first introduced in 1981 for the department of Defense (DoD) under the VHSIC programe.
In 1983 IBM, Texas instruments
preview:
http://www.electrosofts.com
|
-
paper
-
Mixed-Signal Modeling with Vanilla VHDL and Verilog
This paper compares and contrasts mixed-signal modeling using hardware description languages with and without the analog and mixed-signal extensions.
We argue that there are several major advantages to performing mixed-signal modeling using VHDL and Verilog without the AMS extensions.
We refer to this style of modeling as vanilla HDL mixed-signal modeling.
Examples of vanilla mixed-signal codec models for both VHDL and Verilog are presented.
preview:
http://www.bluepc.com
|
-
paper
-
VHDL and Verilog Compared and Contrasted Plus Modeled Example
This tutorial is in two parts.
The first part takes an unbiased view of VHDL and Verilog by comparing their similarities and contrasting their diffrences.
The second part contains a worked example of a model that computes the Greatest Common Divisor (GCD) of two numbers.
The GCD is modeled at the algorithmic level in VHDL, Verilog and for comparison purposes, C. It is then shown modeled at the RTL in VHDL and Verilog.
preview:
http://www.angelfire.com
|
 |
