login to eCLIPS or find out about eCLIPS
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
home - www.eg3.com
 
Free Webinar - Getting started with the ARM(R) Cortex-M0(TM) Processor - Jump Start from CAST
home > fpga > verilog > projects
Garmin Forerunner 405CX GPS Sport Watch

Free News Alerts by Keyword
Interested in embedded technology? Are you an engineer or designer? e-clips helps you follow the latest news on key topics like multicore, FPGAs, 8051, ESL, PC/104 and more!
Free News Alerts by Keyword

 

 

project   1-5 star rating for this site  
Covered Project
Covered is a Verilog code coverage analysis tool that can be useful for determining how well a diagnostic test suite is covering the design under test. Typically in the design verification work flow, a design verification engineer will develop a self-checking test suite to verify design elements/functions specified by a design's specification document.
Click here to preview in another window preview: http://covered.sourceforge.net   |

project   1-5 star rating for this site  
Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
Click here to preview in another window preview: http://sourceforge.net   |

project   1-5 star rating for this site  
Hot PLI Stuff
The Programming Language Interface is a way to extend the functionality of Verilog simulators. Why try to build every possible feature into a tool? The PLI lets you add your own custom applications such as C models, delay calculators, file I/O, and more.
Click here to preview in another window preview: http://chris.spear.net   |

project   1-5 star rating for this site  
Source Navigator for Verilog
Source Navigator for Verilog is full featured tool for editing and navigating through large projects with many verilog files. It parses verilog code into a database that can be used to navigate files, trace connectivity, and find modules and signals in the design. It can even parse your files as you edit so you don't launch those long compile scripts only to end up with a syntax error after 5 minutes of compiling.
Click here to preview in another window preview: http://snverilog.sourceforge.net   |

project   1-5 star rating for this site  
Verilog2C++
Verilog2C++ is a Verilog to C++ translation program. Introduction Verilog2C++ translates a C++ class of a Verilog design using a cycle-accurate representation of each nets and registers. Verilog2C++ is about 10 times faster than other commercial simulators, but has only simple functions. Verilog2C++ charcteristics Support for IEEE1364-2001 Only two sate simulation Static scheduled and cycle based simulation
Click here to preview in another window preview: http://verilog2cpp.sourceforge.net   |

Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI


Express Logic develops, markets and supports the ThreadX® real-time operating system (RTOS), NetX™TCP/IP networking stack, USBX™ USB stack, FileX® embedded file system, and PEGX™ GUI toolkit for embedded applications. ThreadX is a royalty-free, full source code, small-footprint, low-overhead RTOS that is extremely easy to learn and use. ThreadX is one of the most widely deployed RTOS products in the world, with over 1.25 billion products based on ThreadX.
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI


 

 

eg3.com 'meta' info - site map, keywords, how to contact us . . .