Save 70% on Blackfin Processor Development Tools
For a limited time, March 1 - May 28, ADI is offering two discounted development tools bundles including full VisualDSP++ Development Software and an Emulator. So order your bundle today!

e-clips news alerts by keyword

demo    

Ease Trial Download
EASE offers the best of both worlds with your choice of graphical or text based HDL entry. You don’t need to be a master of either Verilog or VHDL. When you're creating a new design, just enter your design using your mix of graphics and text. EASE automatically generates optimized HDL code for you in the selected language - VHDL or Verilog.
preview: http://www.hdlworks.com  

freeware    

freeware EDA
These pages provide links to people working on freeware EDA tools, and is the home page for a Freeware Verilog,VHDL and Analog Mixed Signal project (a.k.a. the V-2000 project, still in its infancy).
preview: http://www.v-ms.com  

demo    

GOF - Gates on the Fly - Verilog Tool
GOF, Gates On the Fly, is a graphical tool specialized in verilog netlist debug and modification. It allows users to process netlist in GUI mode. In IC Design flow, the traditional way to edit or debug netlist is a manual process or with some help of script tools like perl or tcl. The manual process is error prone and tedious. When it comes to SOC design with multi-million-gate size, the netlist processing is even harder and more complicate.
preview: http://www.nandigits.com  

freeware    

OVM - Open Verification World
Welcome to OVM World The OVM is based on the IEEE 1800 SystemVerilog standard and supports design and verification engineers developing advanced verification environments that offer higher levels of integration and portability of Verification IP. The methodology is non-vendor specific and is interoperable with multiple languages and simulators. The OVM is fully open, and includes a robust class library and source code that is available for...
preview: http://www.ovmworld.org  

more 1   2