Save 70% on Blackfin Processor Development Tools
For a limited time, March 1 - May 28, ADI is offering two discounted development tools bundles including full VisualDSP++ Development Software and an Emulator. So order your bundle today!
Applied Formal Verification
Applied Formal Verification delivers right-now methods for integrating this powerful tool into your design process.
Written by two of the field's leaders, this tutorial opens shortcuts to the concept-proving, efficiency-boosting benefits of formal verification.
The book includes real-world examples of formal verification applied to complex designs and clarifying explanations of high-level requirement writing.
If you've some knowledge of...
preview:
http://www.amazon.comdate: 4/29/2005
book
Creating Assertion-Based Verification IP (Series on Integrated Circuits and Systems)
This book well present formal testplanning guidelines with examples focused on creating assertion-based verification IP. Note that there are many books published on assertion languages (such as SystemVerilog assertions and PSL). Yet, none of the discuss the important process of testplanning and using these languages to create verification IP. This will be the first book published on this subject
preview:
http://www.amazon.comdate: 10/1/2006
book
Electronic Design Automation: Synthesis, Verification, and Test
This book provides broad and comprehensive coverage of the entire EDA flow.
EDA/VLSI practitioners and researchers in need of fluency in an 'adjacent' field will find this an invaluable reference to the basic EDA concepts, principles, data structures, algorithms, and architectures for the design, verification, and test of VLSI circuits.
Anyone who needs to learn the concepts, principles, data structures, algorithms, and architectures of the...
preview:
http://www.amazon.comdate: 10/24/2008
book
ESL Design and Verification: A Prescription for Electronic System Level Methodology
Electronic System Level (ESL) design has mainstreamed it is now an established approach at most of the worlds leading system-on-chip (SoC) design companies and is being used increasingly in system design.
From its genesis as an algorithm modeling methodology with no links to implementation, ESL is evolving into a set of complementary methodologies that enable embedded system design, verification and debug through to the hardware and software...
preview:
http://www.amazon.comdate: 2/23/2007
book
Functional Verification of Programmable Embedded Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current System-on-Chip design methodology.
A critical challenge in validation of such systems is the lack of a golden reference model.
As a result, many existing validation techniques employ a bottom-up approach to design verification, where the functionality of an existing architecture is, in...
preview:
http://www.amazon.comdate: 7/1/2005
A leading supplier of industrial computers since 1976, VersaLogic focuses on high-quality board-level products for embedded OEM applications.
Their five year product availability guarantee and outstanding warranties demonstrate a commitment to service.
Product platforms include EBX, PC/104, PC/104-Plus, EPIC, and SPX. For four years running VersaLogic has received the coveted "Platinum" level vendor rating based on independent user surveys by technology research firm Venture Development Corporation (VDC).
more
1
