Download a Free Whitepaper by VirtualLogix™
Learn how to speed the integration of multi-core processors into Home Location Register (HLR) or Home Subscriber Server (HSS). Download your free whitepaper today from VirtualLogix™ the leader in Real-Time Virtualization™.
Altera’s MAX IIZ CPLDs Receive Worldwide Recognition
Altera Corporation has announced its new zero-power MAX® IIZ CPLD received the 2008 Editor’s Choice Award by Portable Design magazine in the programmable logic category and the Product of the Year Award from Electronic Products China.
Presented annually, the Portable Design Editor’s Choice Award recognizes innovative electronic components that make possible the design of leading-edge portable products.
The Electronic Products China...
preview:
http://www.altera.comdate: 4/18/2008
With PADS® I/O Designer, you can easily create legal FPGA pin assignments—up to 50% times faster—with its correct-by-construction, drag and drop functionality.
By reducing design cycle time, I/O Designer accelerates time to market, enabling your company to compete in the ever-changing electronics market.
I/O Designer follows major FPGA vendor rules for correct I/O assignments.
It also eliminates re-spin risk, improves PCB performance, and reduces routing congestion.
View the free demo.
