login to eCLIPS or find out about eCLIPS

Mentor Graphics .
home - www.eg3.com
 
NanoSec: Embedded IPSec and IKE Solutions
home > fpga design > pld > hot lists, organizations, sbc's...
Mentor Graphics - IC Design.


SHARC Processor Evaluation Kit Limited Time Offer
Analog Devices is offering a 50% discount on new SHARC Processor Family evaluation kits until July 31, 2008. The SHARC Processor fits into a variety of applications such as Digital Home, Pro Audio, Industrial and Instrumentation, Automotive, Military, and Medical. The following kits will be discounted to $249 through your local Distributor: ADZS-21262-EZLITE, ADZS-21364-EZLITE, ADZS-21369-EZLITE, and ADZS-21375-EZLITE.
.

 

 

hot list   1-5 star rating for this site  
Programmable Logic Device Resources
* Tutorials * FAQ * Newsgroups * Publicly Available Sites * 3rd Party Software Vendors * PLD Vendors * SOC Vendors
Click here to preview in another window preview: http://www.brunham.net  

organization   1-5 star rating for this site  
NASA Office of Logic Design
Selected Papers 'A Comparison of Bus Architectures for Safety-Critical Embedded Systems,' John Rushby 'Apollo Spacecraft,' George Low, NASA MSC Office of Logic Design Seminars and Workshops 'Back to the Moon: The Verification of a Small Microprocessor's Logic Design' - (September 19, 2007) 'Engineering Aspects of the Lunar Orbiter Laser Altimeter (LOLA) Digital Unit Design' - (October 17, 2007) OLD Seminar Archive...
Click here to preview in another window preview: http://www.klabs.org  

sbc   1-5 star rating for this site  
Leaper-48 Universal Hand-Held Device Programmer with USB I/F
The Leaper-48 is a Universal programmer for programming EPROMS, EEPROMS, Flash EPROMS, Serial E/EPROMS, NV RAM, Microcontrollers, DSPs, PLDs etc. Devices with a power supply voltage as low as 1.0V are supported. The Leaper-48 is fitted with a 48 pin ZIF socket which accepts devices with a 200-600mil wide package. The Leaper-48 is in stock ready for immediate shipment.
Click here to preview in another window preview: http://www.thedebugstore.com   ULCLOGO

.

portal   1-5 star rating for this site  
Programmable Logic DesignLine
Where can you find real solutionsto tough programable logic design challenges? The Programmable Logic DesignLine is the place. This site provides the practical how-to information needed to program, develop, and implement field programmable gate arrays (FPGAs) and programmable logic devices (PLDs) in wireless, networking, industrial, automotive, and other design applications
Click here to preview in another window preview: http://www.pldesignline.com  

paper   1-5 star rating for this site  
Getting Started with CPLDs
What is a CPLD? A CPLD is a combination of a fully programmable AND/OR array and a bank of macrocells. The AND/OR array is reprogrammable and can perform a multitude of logic functions. Macrocells are functional blocks that perform combinatorial or sequential logic, and also have the added flexibility for true or complement, along with varied feedback paths.
Click here to preview in another window preview: http://www.xilinx.com  

conference   1-5 star rating for this site  
International Conference on Field Programmable Logica and Applications (FPL)
The International Conference on Field Programmable Logica and Applications (FPL) is the first and largest conference covering the rapidly growing area of field-programmable logic. During the past 16 years, many of the advances achieved in reconfigurable architectures, applications, design methods and tools have been first published in the proceedings of the FPL conference series. Its objective is to bring together researchers and industry...
Click here to preview in another window preview: http://ce.et.tudelft.nl   date: 8/27/2007

seminar   1-5 star rating for this site  
Paid Seminar': Understanding Programmable Logic Controllers
Mainly for end-users, but: During this three day session you will spend approximately 50% of the time actually working with various programmable controllers in a small group learning to program, connecting input/output devices, solving elementary and then more complex problems, and troubleshooting. Approximately 50% of the time will be spent in lecture session . . . [Paid Tutorial - Various Locations, USA]
Click here to preview in another window preview: http://www.nttinc.com  




With PADS® I/O Designer, you can easily create legal FPGA pin assignments—up to 50% times faster—with its correct-by-construction, drag and drop functionality. By reducing design cycle time, I/O Designer accelerates time to market, enabling your company to compete in the ever-changing electronics market. I/O Designer follows major FPGA vendor rules for correct I/O assignments. It also eliminates re-spin risk, improves PCB performance, and reduces routing congestion. View the free demo..


 

 

eg3.com 'meta' info - site map, keywords, how to contact us . . .