
SHARC Processor Evaluation Kit Limited Time Offer
Analog Devices is offering a 50% discount on new SHARC Processor Family evaluation kits until July 31, 2008.
The SHARC Processor fits into a variety of applications such as Digital Home, Pro Audio, Industrial and Instrumentation, Automotive, Military, and Medical.
The following kits will be discounted to $249 through your local Distributor: ADZS-21262-EZLITE, ADZS-21364-EZLITE, ADZS-21369-EZLITE, and ADZS-21375-EZLITE.

| |

| 
| 

FPGA Summit
- The FPGA Summit focuses on the use of FPGAs (field-programmable gate arrays). FPGAs are semiconductor devices containing logic elements and interconnects.
Programming an FPGA typically involves selecting logic element functions and making or breaking connections among the elements to implement a specific design.
That is, programming the FPGA involves selecting active connections much like building something by connecting pieces from a...
|
all
news releases
for fgpas, tools & boards
|
| 
| sponsor:
FPGA Insiders' Guide - Free
|
best of the web - fpga design
eletters, overviews, newsgroups
tutorials, portals
-
application notes
archives, showcase
articles, tutorials
news releases
-
catalogs
partners program, buyers guides
-
conferences
conferences
seminars
-
cores
cores, tutorials
free-stuff
overviews, books, vendors...
projects, webinars
-
eletters
eletters, tutorials
-
esl
blogs, archives, overviews
books, webinars, projects...
news releases
papers, organizations, personal pages
-
fpga
archives a-r
articles a-c
books a-d
consultants
eletters
free-stuff a-a
news releases a-a
newsgroups
overviews
papers a-s
personal pages
portals
projects
rtos, hot lists, misc....
seminars a-f
showcase
software, conferences
tutorials
universities, sbc's, resources
vendors, organizations, partners program
webinars a-a
-
hw/sw
news releases
papers
projects, books, archives...
universities, conferences, webinars...
-
institutions
associations a-i
organizations
-
intellectual property
articles, conferences
associations
books
news releases
overviews, eletters, services...
portals
seminars, vendors, organizations...
webinars
-
miscellaneous
archives, personal pages
-
news
news releases a-a
webinars
-
newsgroups
newsgroups
-
overviews
tutorials
-
pcb
buyers guides, resources, hot lists...
conferences
free-stuff a-e
misc., archives, eletters
news releases a-n
overviews, books
portals, articles
projects, seminars, glossaries...
publications, papers
showcase
tutorials
webinars a-a
-
pld
articles, webinars
books
free-stuff
hot lists, organizations, sbc's...
overviews
tutorials, resources, archives
-
publications
publications, portals
-
s/w radio
archives
articles a-s
books
conferences, organizations, tutorials...
free-stuff
news releases
newsgroups, seminars, misc.
papers
projects
resources, overviews, associations
webinars
-
systemc
books
companies, articles, showcase
conferences, blogs, consortia...
free-stuff
news releases
organizations, papers
overviews
projects
tutorials, webinars
-
universities
universities, institutions, projects
-
verification
archives
books a-e
conferences, portals, newsgroups...
free-stuff
news releases
papers a-a
personal pages, associations, projects
showcase
vendors, overviews, universities...
webinars a-a
-
verilog
books a-s
free-stuff a-g
news releases
newsgroups, papers
overviews
portals, ide's
projects
resources, archives, tools...
tutorials
vendors, associations, hot lists
-
vhdl
associations, conferences, personal pages...
books a-h
free-stuff a-f
news releases
overviews
papers
projects
resources, tools, newsgroups...
tutorials a-v
vendors, hot lists
webinars
-
webinars
seminars a-f
webinars a-t
| 
| 
With PADS® I/O Designer, you can easily create legal FPGA pin assignmentsup to 50% times fasterwith its correct-by-construction, drag and drop functionality.
By reducing design cycle time, I/O Designer accelerates time to market, enabling your company to compete in the ever-changing electronics market.
I/O Designer follows major FPGA vendor rules for correct I/O assignments.
It also eliminates re-spin risk, improves PCB performance, and reduces routing congestion.
View the free demo.
| 
| 
|
|
| |
|
Featured Products:
| 
|
C/OS-II
µC/OS-II, The Real-Time Kernel is a highly portable, ROMable, very scalable, preemptive real-time, multitasking kernel ...


AD3000 3 GSPS A/DC XMC/PMC with
VMETRO's AD3000 offers market leading performance and processing density in a single XMC/PMC card.
This is achieved by combining ...


ADVance MS
As part of Mentor's Scalable Verification solution, the ADVance MS (ADMS) multi-language simulator extends traditional SoC ...

  |
| 
| 
|
| |
Advertise here! |
|