SHARC Processor Evaluation Kit Limited Time Offer
Analog Devices is offering a 50% discount on new SHARC Processor Family evaluation kits until July 31, 2008. The SHARC Processor fits into a variety of applications such as Digital Home, Pro Audio, Industrial and Instrumentation, Automotive, Military, and Medical. The following kits will be discounted to $249 through your local Distributor: ADZS-21262-EZLITE, ADZS-21364-EZLITE, ADZS-21369-EZLITE, and ADZS-21375-EZLITE.

Mocana NanoSec Embedded IPsec / IKEv1 / v2 / MOBIKE

paper    

A Decade of Hardware/ Software Codesign
The term hardware/software codesign surfaced in the early 1990s to describe a confluence of problems in integrated circuit (IC) design. Microprocessors had been in use for over a decade at that point, but microprocessor-based systems were almost exclusively board-level systems. A class of designers who were largely separate from IC designers integrated microprocessors with standard hardware components on a board. Much
preview: http://faculty.washington.edu   date: 1/1/2003

paper    

A Reconfigurable RTOS with HW/SW Co-scheduling for SOPC
Emerging reconfigurable hardware, SOPC (System On Programmable Chip), requires a RTOS to reuse the abundant source code. This paper presents a RTOS with the ability to co-schedule HW/SW, and discusses its architecture in detail for SOPC. The paper addresses an efficient run-time partitioning algorithm for block partitioning of FPGA. At last, a case study will be presented to validate our approach. The RTOS can decreases NRE costs and...
preview: http://www.cs.ust.hk   date: 1/1/2005

paper    

Interface based Hardware/Software Validation of a System-on-Chip
In this paper, we focus on developing an efficient interface-based validation methodology for core-based SoC designs. In SoCs designed with pre-validated IP cores, the verification complexity can be significantly alleviated by concentrating on the integration of the cores in the system, rather than the complete SoC.
preview: http://esdat.ucsd.edu  

paper    

System Level Design Using C++
This paper discusses the use of C++ for the design of digital systems. It also explains how C++ can be used for system modeling and refinement, for simulation, and for architecture design.
preview: http://www.cadence.com   date: 1/1/2000

paper    

Using Hardware Acceleration to Optimize Software-Based Embedded Systems
This document is intended for engineering and product line management executives in companies that develop embedded systems. It highlights the system design considerations associated with implementing algorithms as a combination of hardware and software elements.
preview: http://www.quicklogic.com   date: 1/1/2004