login to eCLIPS or find out about eCLIPS
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
Express Logic - RTOS, TCP/IP, USB Stack, File System, GUI
home - www.eg3.com
 
.
home > fpga design > best of the web > overviews, newsgroups
Mentor Graphics - IC Design.

MeshNetics - 802.15.4 / ZigBee Wireless RF Modules
MeshNetics is a creator of easy-to-integrate 802.15.4 / ZigBee wireless RF modules and ZigBee PRO-certified mesh networking software, used by OEMs and system integrators to add wireless connectivity to their products and solutions. MeshNetics RF modules feature industry-leading range performance, long battery life and ultra-small footprint. They are designed for use in 868/915 MHz and 2.4 GHz frequency bands. MeshNetics is a single source of ZigBee modules, development tools, networking software, technical support, and design services.
MeshNetics - 802.15.4 / ZigBee Wireless RF Modules

 

 

overview   1-5 star rating for this site   site recommendation - wow, cool, new
EDN's 2004 Programmable Logic Directory
EDN writes, 'EDN's fourth annual programmable-logic directory highlights the architectures available for your next design. Find out what's new, what's obsolete, and what's evolved in PALs, PLDs, FPGAs, and ASIC/FPGA hybrids. By Brian Dipert, Technical Editor -- EDN, 6/10/2004 Programmable-logic devices are the fastest growing segment of the logic-device family for two fundamental reasons. '
Click here to preview in another window preview: http://www.edn.com  

overview   1-5 star rating for this site  
FPGA-Guide.com
This page offers to you the first (and i think biggest) vendor-independent FPGA-selector-guide for all known FPGA and CPLD-families of the last years. The devices are preselected by gate-complexity and year of introduction. At the first glance you can see max. usable gates, flipflops, speed, RAM, clock-nets, 5V-tolerance, I/Os and many more.
Click here to preview in another window preview: http://www.fpga-guide.com  

newsgroup   1-5 star rating for this site  
comp.arch.fpga
FPGA-related discussions. Second link points to the newsgroup archive.
Click here to preview in another window preview: news:comp.arch.fpga  




With PADS® I/O Designer, you can easily create legal FPGA pin assignments—up to 50% times faster—with its correct-by-construction, drag and drop functionality. By reducing design cycle time, I/O Designer accelerates time to market, enabling your company to compete in the ever-changing electronics market. I/O Designer follows major FPGA vendor rules for correct I/O assignments. It also eliminates re-spin risk, improves PCB performance, and reduces routing congestion. View the free demo..


 

 

eg3.com 'meta' info - site map, keywords, how to contact us . . .