SEO Training
Even in hi-tech, getting your company to the top of Google is important.
Also using Social Media Marketing! Learn how!
| |
-
paper
-
Code Optimization Techniques for DSP Applications
Code optimization produced by compilers are compared for a DSP application involving a loop with multiple memory accesses, multiplications and division operations.
Customization techniques to improve code speed are compared for a basic CISC processor (Motorola 68332) and a more recent DSP processor (Analog Devices ADSP21061 SHARC). Techniques for maximizing usage of the parallel instruction capability of the DSP processor are demonstrated.
preview:
http://spib.ece.rice.edu
|
-
paper
-
DSP Optimization Techniques
Most practical DSP applications have a clock-cycle and/or memory budget.
Initial implementations typically don't meet these budgets; therefore, the code must be optimized.
Code development usually follows six steps: Develop algorithm on paper Simulate in MATLAB Develop and simulate more efficient implementations Implement algorithm in C
preview:
http://cnx.rice.edu
|
-
paper
-
Muse Magic Optimization Techniques
This paper discusses general guidelines to code optimization, looking at algorithms, compilers, and implementation techniques.
The paper includes examples of some DSP algorithms and discusses the performance of compilers.
preview:
http://www.musemagic.com
|
-
paper
-
Optimization Trade-offs in the Synthesis of Software for Embedded DSP
This presentation motivates the use of high-level, dataflow-based programming models for automated synthesis of DSP software; pre-sents an overview of optimization issues and trade-offs that arise in uniprocessor software synthesis from dataflow specifications; describes useful techniques that have been developed to address some of these trade-offs; and motivates important problems in this area for further investigation.
preview:
http://www.ece.umd.edu
date: 10/1/1999
|
-
paper
-
Performance Optimization of Multiple Memory Architectures for DSP
Multiple memory module architecture offers higher perfor-mance by providing potentially doubled memory bandwidth.
Two key problems in gaining high performance in this kind of archi-tecture are variable partitioning and scheduling.
However there’s little research work that has been done on these problems.
preview:
http://www.utdallas.edu
|
-
misc.
-
Digital Signal Processing Tricks
If you are having problems writing efficient DSP code, check out dspGuru's DSP tricks for a collection of tips on DSP design and tips on optimization -- algorithmic or processor-based.
preview:
http://www.dspguru.com
|
-
showcase
-
Introducing EngineerZone, where DSP engineers go for answers
A new online technical support forum by Analog Devices providing direct access to DSP support engineers.
Search FAQs and share knowledge with DSP developers and peers.
Join us www.analog.com/EZ
preview:
http://ad.doubleclick.net
|
 |
