Free News Alerts by Keyword
Interested in embedded technology? Are you an engineer or designer? e-clips helps you follow the latest news on key topics like multicore, FPGAs, 8051, ESL, PC/104 and more!

Free Embedded Systems
News by Keyword
Cool, free stuff!

organization    

SystemVerilog Users' Group
SVUG has a simple goal to advance the SystemVerilog language and accelerate the adoption of associated tools, methods, IP, and training. Participation in the group is an excellent way to receive technical content, education, meet with your peers, and get exposed to SystemVerilog gurus. In addition to user group meetings which will be held at various technology hubs around the world, the SVUG website offers multiple ways to continue...
preview: http://www.svug.org   |

association    

SystemVerilog
Recently ratified hardware description and verification language (HDVL) standard – is a major extension of the established IEEE 1364-2001 Verilog language, and was developed by Accellera to dramatically improve productivity in the design of large gate count, IP-based, bus-intensive chips. SystemVerilog is targeted primarily at the chip implementation and verification flow, with powerful links to the system level design flow
preview: http://www.systemverilog.org   |

portal    

Project Veripage
Project VeriPage started in 1997 as a community driven resource center for free and timely information on Verilog HDL and Verilog PLI. At that time, any information on these suvjects were scare, let alone free. Very soon, Project VeriPage became the main resource for these information on the web, as recognized by prestigious web directories such as Yahoo! (only entry under Verilog general category) and search engines such as Google (the...
preview: http://www.project-veripage.com   |

standards    

SystemVerilog information at EDA.org
Charter The SystemVerilog committees are responsible for the definition and development of the SystemVerilog language. Approved Standards SystemVerilog 3.1a SystemVerilog 3.1a Hypertext BNF SystemVerilog 3.1 SystemVerilog 3.1 Hypertext BNF SystemVerilog 3.0 Organization
preview: http://www.eda.org   |

archive    

Cliff Cummings Verilog and SystemVerilog White Papers
temVerilog Implicit Port Connections - Simulation & Synthesis * The IEEE Verilog-2001 Simulation Tool Scoreboard * Verilog-2001 Behavioral and Synthesis Enhancements * Verilog Nonblocking Assignments With Delays, Myths & Mysteries * The Fundamentals of Efficient Synthesizable Finite State Machine Design using NC-Verilog and BuildGates
preview: http://www.sunburst-design.com   |

paper    

Is SystemVerilog Only for System-Level Design
SystemVerilog is not a completely new hardware description language (HDL). With its rich set of extensions to the existing Verilog HDL, SystemVerilog is fully backward compliant with Verilog. Many of these extensions to Verilog make it easier to create accurate, synthesizable models of designs of any size. These extensions also make SystemVerilog easier to use and are truly beneficial to every engineer currently working with Verilog.
preview: http://www.mentor.com   |

personal page    

Chris Spear's SystemVerilog Page (Book Promotion)
SystemVerilog Page SystemVerilog for Verification, second edition This book is an introduction to the testbench features of the SystemVerilog language. It is meant for anyone who knows basic Verilog (1995) and needs to verify a design. It includes over 400 examples! You can order it from Amazon or Springer Description What is new in the second edition? Sneak peek at the book Code examples of SystemVerilog testbenches Errata for...
preview: http://chris.spear.net   |