Save 70% on Blackfin Processor Development Tools
For a limited time, March 1 - May 28, ADI is offering two discounted development tools bundles including full VisualDSP++ Development Software and an Emulator. So order your bundle today!

e-clips news alerts by keyword

consortium    

Open SystemC Initiative (OSCI)
The Open SystemC Initiative (OSCI) is a collaborative effort among a broad range of companies to support and advance SystemC as a de facto standard for system-level design. OSCI is comprised of a community and a steering group. The community consists of a large and growing number of system houses, semiconductor companies, IP providers, embedded software companies and EDA tool vendors.
preview: http://www.systemc.org  

comparison    

VHDL vs. SystemC Code Comparison Sheet
Comparison.
preview: http://www.cs.ucr.edu  

tool    

Pinapa: A SystemC front-end
Pinapa is an open source SystemC front-end. It relies on GCC to parse the C++, and on the SystemC library itself to extract the architecture of the platform to analyze.
preview: http://greensocs.sourceforge.net  

vendor    

Doulos - Verilog, VHDL Training
Doulos is the leader for independent know-how in leading edge methodologies for SoC, FPGA/CPLD and ASIC design. Our in-house expertise supports training and project services in VHDL,Verilog, SystemCTM, Handel-C, Perl, Tcl/Tk, e and design verification.
preview: http://www.doulos.com  

standards    

Get IEEE 1666 Open SystemC Language Reference Manual
The program makes IEEE 1666 Standard System C Language Reference Manual available at no charge in PDF format thanks to the Open SystemC Initiative. This program grants public access to view and download the current individual IEEE standard at no charge. You must accept the Terms and Conditions. Upon selecting a user type and accepting, you will be able to download the standard(s). If you encounter a problem downloading a standard, try...
preview: http://standards.ieee.org  

webinar    

Aldec® and Doulos®: Migrating to Transaction-Level Modeling in SystemC
SystemC is a mature modeling language for electronic systems. Since 2001, SystemC has offered a standard solution for building reference models for the purposes of system validation and functional verification, complementing the use of VHDL or Verilog for hardware design. More recently, SystemC has provided the foundation for the TLM-2.0 standard, which addresses the Transaction-Level Modeling of virtual platforms for software development...
preview: http://www.aldec.com   date: 1/29/2009

company    

Willamette HDL, Inc.
We offer SystemVerilog and SystemC training courses at all levels of experience plus Verilog, VHDL, C++ and other tool languages. Through our worldwide partnerships we can deliver the exact same training to all your teams, no matter where they are located. When choosing a training partner, ask about customization. Whether we teach at your site or in our training center in Beaverton OR, every course can be fully customized to your exact...
preview: http://www.whdl.com