login to eCLIPS or find out about eCLIPS
Integrated RTOS, communications stacks and middleware
Integrated RTOS, communications stacks and middleware
home - www.eg3.com
 
NanoSSL: Embedded SSL/TLS Client and Server
home > chip design > newsgroups > newsgroups
Mentor Graphics - IC Design.


SHARC Processor Evaluation Kit Limited Time Offer
Analog Devices is offering a 50% discount on new SHARC Processor Family evaluation kits until July 31, 2008. The SHARC Processor fits into a variety of applications such as Digital Home, Pro Audio, Industrial and Instrumentation, Automotive, Military, and Medical. The following kits will be discounted to $249 through your local Distributor: ADZS-21262-EZLITE, ADZS-21364-EZLITE, ADZS-21369-EZLITE, and ADZS-21375-EZLITE.
.

 

 

newsgroup   1-5 star rating for this site  
comp.arch
Computer architecture topics.
Click here to preview in another window preview: news:comp.arch  

newsgroup   1-5 star rating for this site  
comp.cad.cadence
Cadence Design Systems newsgroup. Second URL points to International Cadence User Group (ICU) and discussion forums: PCB/MCM discussion forum, IC design discussion forum, Circuit and System Design discussion forum.
Click here to preview in another window preview: news:comp.cad.cadence  

newsgroup   1-5 star rating for this site  
comp.cad.solidworks
SolidWorks Design Systems.
Click here to preview in another window preview: news:comp.cad.solidworks  

.

newsgroup   1-5 star rating for this site  
comp.lang.verilog
Verilog discussion newsgroup.
Click here to preview in another window preview: news:comp.lang.verilog  

newsgroup   1-5 star rating for this site  
comp.lang.vhdl
VHDL related Usenet newsgroup. Second URL points to the newsgroup FAQ.
Click here to preview in another window preview: news:comp.lang.vhdl  

newsgroup   1-5 star rating for this site  
sci.engr.semiconductors
USENET group on semiconductors.
Click here to preview in another window preview: news:sci.engr.semiconductors  

newsgroup   1-5 star rating for this site  
Verilog group on Egroups
Discussion/contact group for people developing open-source freeware tools using Verilog input.
Click here to preview in another window preview: http://groups.yahoo.com  

eSOL’s Multi-core ready RTOS


eSOL’s Multi-core ready RTOS. The eT-Kernel Multi-Core Edition supports two scheduling modes, True SMP Mode (TSM) and Single Processor Mode (SPM). Both provide software developers with a blended multiprocessor RTOS, and the scalability and high throughput efficiency of SMP, with the more deterministic and realtime characteristics of AMP. All this is within a single tightly-coupled multiprocessor solution supporting POSIX 1003.1. 2004.
eSOL’s Multi-core ready RTOS


 

 

eg3.com 'meta' info - site map, keywords, how to contact us . . .