 
SHARC Processor Evaluation Kit Limited Time Offer
Analog Devices is offering a 50% discount on new SHARC Processor Family evaluation kits until July 31, 2008.
The SHARC Processor fits into a variety of applications such as Digital Home, Pro Audio, Industrial and Instrumentation, Automotive, Military, and Medical.
The following kits will be discounted to $249 through your local Distributor: ADZS-21262-EZLITE, ADZS-21364-EZLITE, ADZS-21369-EZLITE, and ADZS-21375-EZLITE.
| |
-
university
-
Computer Architecture and Embedded Systems Lab (Korea)
Korean research group.
Has a nice list of hot links on computer architecture and embedded systems.
preview:
http://davinci.snu.ac.kr
-
university
-
Computer Architecture Design and Test for Embedded Systems (CADTES)
The research program of the Computer Architecture, Design and Test for Embedded Systems group is focused on the design of efficient architectures, design methodology, dependability (fault-tolerance and security) and testable design and testing.
The entire program is dedicated to telematics applications.
preview:
http://wwwes.cs.utwente.nl
-
university
-
Computer Architecture Laboratory
The Computer Architecture Laboratory (CAL) focuses on Scaleable multiprocessor Architecture for Real-Time Applications (SARA) and methods and tools for hardware design.
The strategy for CAL is based on the following: Providing students and industry with state-of-the-art competence Performing excellent Technology Development Research Project Providing excellent education for students, researchers and engineers.
preview:
http://www.mrtc.mdh.se
-
university
-
High-Performance Computer Architecture Group
Hardware and software design methods for mainstream high-performance computer systems to meet the performance and real-time demands of emerging applications in e.g. telecommunications, information processing, multimedia, and process control in a cost-effective way.
preview:
http://www.ce.chalmers.se
-
university
-
Laboratory for Computer Architecture - U.T. Austin
Directed by Dr. Lizy Kurian John.
Part of the Computer Engineering Research Center Our research topics include: Microprocessor Architecture Performance Impact of Contemporary Programming Paradigms Workload Characterization Native Signal Processing Compiler Support for Innovative Architectures
preview:
http://www.ece.utexas.edu
 more
1
2
 |
| 
|
With PADS® I/O Designer, you can easily create legal FPGA pin assignments—up to 50% times faster—with its correct-by-construction, drag and drop functionality.
By reducing design cycle time, I/O Designer accelerates time to market, enabling your company to compete in the ever-changing electronics market.
I/O Designer follows major FPGA vendor rules for correct I/O assignments.
It also eliminates re-spin risk, improves PCB performance, and reduces routing congestion.
View the free demo.
|
|
|
|
|
