login to eCLIPS or find out about eCLIPS

NanoSSL: Embedded SSL/TLS Client & Server
home - www.eg3.com
 
.
home > chip design > architecture > newsgroups, archives, associations...
Mentor Graphics - IC Design.


SHARC Processor Evaluation Kit Limited Time Offer
Analog Devices is offering a 50% discount on new SHARC Processor Family evaluation kits until July 31, 2008. The SHARC Processor fits into a variety of applications such as Digital Home, Pro Audio, Industrial and Instrumentation, Automotive, Military, and Medical. The following kits will be discounted to $249 through your local Distributor: ADZS-21262-EZLITE, ADZS-21364-EZLITE, ADZS-21369-EZLITE, and ADZS-21375-EZLITE.
.

 

 

newsgroup   1-5 star rating for this site  
comp.arch
Computer architecture topics.
Click here to preview in another window preview: news:comp.arch  

archive   1-5 star rating for this site  
International Conference on Computer Architecture
Proceedings of the Current Year 2005 :Proceedings of the 32nd Annual International Symposium on Computer Architecture Upcoming Event! June 3rd-7th 2006 ISCA '06: The 33rd Annual International Symposium on Computer Architecture 2006 Boston , Massachusetts United States ISCA is the premier forum for computer architecture research.
Click here to preview in another window preview: http://portal.acm.org  

association   1-5 star rating for this site  
International Symposium on Microarchitecture
TThe MICRO-34 organizing committee is pleased to announce the MICRO-34 conference to be held in Austin, Texas from Dec. 1 to Dec. 5, 2001. MICRO represents the premier technical forum on microarchitecture. This forum is well attended by both academic and industrial experts on the design of microprocessors.
Click here to preview in another window preview: http://www.microarch.org  

.

project   1-5 star rating for this site  
MicroLib: A Modular Simulation Library
Processor architecture simulation is the key method used by micro-architecture researchers for evaluating the performance and usefulness of new architecture ideas. Micro-Architecture simulation often consists of writing very large software programs describing the detailed behaviour of processors, i.e., what is happening in the processor at every clock cycle, the architecture performance being often measured in numbers of cycles.
Click here to preview in another window preview: http://www.microlib.org  

personal page   1-5 star rating for this site  
Selected Historical Computer Designs
Welcome to a gallery of fascinating machine designs! I want to collect here information on historical firsts and on important machines that are relatively unknown and/or are underappreciated.
Click here to preview in another window preview: http://www.cs.clemson.edu  

paper   1-5 star rating for this site  
Embedded Computer Architecture and Automation
With the advent of system level integration (SLI)the next level of integration beyond VLSIand system-on-chip (SOC) capabilities, the computer industry’s focus is shifting from personal to embedded computing. The opportunities, needs, and constraints of this emerging trend will lead to significantly different computer architectures at both the system and processor levels as well as a rich diversity of off-the-shelf (OTS) and custom...
Click here to preview in another window preview: http://www.hpl.hp.com   date: 1/1/2001

hot list   1-5 star rating for this site  
Princeton Architecture Laboratory for Multimedia and Security
What appears below is a listing of the upcoming events and conferences in fields of Computer Architecture and Computer Security. Also see the WWW Computer Architecture Page for a more up-to-date listing.
Click here to preview in another window preview: http://palms.ee.princeton.edu  




With PADS® I/O Designer, you can easily create legal FPGA pin assignments—up to 50% times faster—with its correct-by-construction, drag and drop functionality. By reducing design cycle time, I/O Designer accelerates time to market, enabling your company to compete in the ever-changing electronics market. I/O Designer follows major FPGA vendor rules for correct I/O assignments. It also eliminates re-spin risk, improves PCB performance, and reduces routing congestion. View the free demo..


 

 

eg3.com 'meta' info - site map, keywords, how to contact us . . .